

www.ti.com

SBFS034A-SEPTEMBER 2008-REVISED OCTOBER 2009

192-kHz STEREO ASYNCHRONOUS SAMPLE-RATE CONVERTER

Check for Samples: SRC4190-Q1

FEATURES

- Qualified for Automotive Applications
- Automatic Sensing of the Input-To-Output Sampling Ratio
- Wide Input-to-Output Sampling Range: 16:1 to 1:16
- Supports Input and Output Sampling Rates up to 212 kHz
- Dynamic Range: 128 dB (-60 dBFS Input, BW = 20 Hz to f_s/2, A-Weighted)
- THD+N: -125 db (0 dBFS Input, BW = 20 Hz to f_s/2)
- Attenuates Sampling and Reference Clock
 Jitter
- High Performance, Linear Phase Digital Filtering
- Flexible Audio Serial Ports
- Master or Slave Mode Operation
- Supports I²S, Left Justified, Right Justified, and TDM Data Formats
- Supports 16, 18, 20, or 24-Bit Audio Data
- TDM Mode Allows Daisy Chaining of up to Eight Devices

- Supports 24-, 20-, 18-, or 16-Bit Input and Output Data
- All Output Data Is Dithered From the Internal 28-Bit Data Path
- Low Group Delay Option for Interpolation Filter
- Soft Mute Function
- Bypass Mode
- Power Down Mode
- Operates From a Single 3.3-V Power Supply
- Small SSOP-28 Package
- Pin Compatible With the SRC4192, AD1895, and AD1896

APPLICATIONS

- Digital Mixing Consoles
- Digital Audio Workstations
- Audio Distribution Systems
- Broadcast Studio Equipment
- High-End A/V Receivers
- General Digital Audio Processing

DESCRIPTION

The SRC4190 is an asynchronous sample rate converter designed for professional and broadcast audio applications. The SRC4190 combines a wide input-to-output sampling ratio with outstanding dynamic range and low distortion. Input and output serial ports support standard audio formats, as well as a Time Division Multiplexed (TDM) mode. Flexible audio interfaces allow the SRC4190 to connect to a wide range of audio data converters, digital audio receivers and transmitters, and digital signal processors.

The SRC4190 is a standalone pin-programmed device, with control pins for mode, data format, mute, bypass, and low group delay functions.

The SRC4190 may be operated from a single 3.3-V power supply. A separate digital I/O supply (V_{IO}) operates over the 1.65-V to 3.6-V supply range, allowing greater flexibility when interfacing to current and future generation signal processors and logic devices. The SRC4190 is available in an SSOP-28 package.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SSOP – DB	Reel of 2000	SRC4190IDBRQ1	SRC4190Q

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



www.ti.com

	DB PACKAGE (TOP VIEW)		
LGRP 🖂	1	28	D MODE2
RCKI 🖂	2	27	DI MODE1
NC 🖂	3	26	
SDIN 🖂	4	25	💷 ВСКО
вскі 🖂	5	24	💷 LRCKO
LRCKI 🖂	6	23	
	7	22	
DGND 🖂	8	21	🞞 DGND
BYPAS 🖂	9	20	💷 TDMI
IFMT0 🖂	10	19	
IFMT1 🖂	11	18	DFMT1
IFMT2 🖂	12	17	
RST 🖂	13	16	💷 OWL1
MUTE 🖂	14	15	DI RDY

TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION		
NAME	NO.	DESCRIPTION		
LGRP	1	Low group delay control input (active high)		
RCKI	2	Reference clock input		
NC	3	No internal connection		
SDIN	4	Audio serial data input		
BCKI	5	Input port bit clock I/O		
LRCKI	6	Input port left/right word clock I/O		
V _{IO}	7	Digital I/O supply, 1.65 V to V _{DD}		
DGND	8	Digital ground		
BYPAS	9	ASRC bypass control input (active high)		
IFMT0	10	Input port data format control input		
IFMT1	11	Input port data format control input		
IFMT2	12	Input port data format control input		
RST	13	Reset input (active low)		
MUTE	14	Output mute control input (active high)		
RDY	15	ASRC ready status output (active low)		
OWL1	16	Output port data word length control input		
OWL0	17	Output port data word length control input		
OFMT1	18	Output port data format control input		
OFMT0	19	Output port data format control input		
TDMI	20	TDM data input (connect to DGND when not in use)		
DGND	21	Digital ground		
V _{DD}	22	Digital core supply, 3.3 V		
SDOUT	23	Audio serial data output		
LRCKO	24	Output port left/right word clock I/O		
BCKO	25	Output port bit clock I/O		
MODE0	26	Serial port mode control input		
MODE1	27	Serial port mode control input		
MODE2	28	Serial port mode control input		



www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

V_{DD}	Core supply voltage range	–0.3 V to 4 V
V _{IO}	I/O supply voltage range	–0.3 V to 4 V
VI	Digital input voltage	–0.3 V to 4 V
T _A	Operating free-air temperature range	–40°C to 85°C
T _{stg}	Storage temperature range	–65°C to 150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$, $V_{DD} = 3.3$ V, and $V_{IO} = 3.3$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNI
Dynan	nic Performance ⁽¹⁾						
	Resolution				24		bits
SIN	Input sampling frequency			4		212	kHz
SOUT	Output sampling frequency			4		212	kHz
	Innutioutnut compling ratio	Upsampling				1:16	
	Input:output sampling ratio	Downsampling				16:1	
			44.1 kHz : 48 kHz		125		
			48 kHz : 44.1 kHz		125		
	Dynamic range		48 kHz : 96 kHz		125		
		BW = 20 Hz to $f_{SOUT}/2$,	44.1 kHz : 192 kHz		125		
		-60-dBFS Input,	96 kHz : 48 kHz		125		dB
		f _{IN} = 1 kHz, Unweighted (add 3 dB to specification for A-weighted result)	192 kHz : 12 kHz		125		
			192 kHz : 32 kHz		125		
			192 kHz : 48 kHz		125		
			32 kHz : 48 kHz		125		
			12 kHz : 192 kHz		125		
			44.1 kHz : 48 kHz		-125		dB
			48 kHz : 44.1 kHz		-125		
			48 kHz : 96 kHz		-125		
			44.1 kHz : 192 kHz		-125		
	Total harmonic distortion +	BW = 20 Hz to $f_{SOUT}/2$,	96 kHz : 48 kHz		-125		
	noise	0-dBFS Input, f _{IN} = 1 kHz, Unweighted	192 kHz : 12 kHz		-125		
		in , 5	192 kHz : 32 kHz		-125		
			192 kHz : 48 kHz		-125		
			32 kHz : 48 kHz		-125		1
			12 kHz : 192 kHz		-125		
	Interchannel gain mismatch				0		d
	Interchannel phase deviation				0		0
	Mute attenuation	24-bit word length, A-weig	hted		-128		dE

(1) Dynamic performance measured with an Audio Precision System Two Cascade or Cascade Plus.



www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

 T_{A} = 25°C, V_{DD} = 3.3 V, and V_{IO} = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Digital	Interpolation Filter Character	istics	H			
	Passband				0.4535 × f _{SIN}	Hz
	Passband ripple				±0.007	dB
	Transition band		0.4535 × f _{SIN}		0.5465 × f _{SIN}	Hz
	Stop band		0.5465 × f _{SIN}			Hz
	Stop band attenuation		-125			dB
	Normal group delay time (LGRP = 0)			102.53125 / f _{SIN}		s
	Low group delay time (LGRP = 1)			70.53125 / f _{SIN}		s
Digital	Decimation Filter Characteris	stics				
	Passband				0.4535 × f _{SOUT}	Hz
	Passband ripple				±0.008	dB
	Transition band		0.4535 × f _{SOUT}		0.5465 × f _{SOUT}	Hz
	Stop band		0.5465 × f _{SOUT}			Hz
	Stop band attenuation		-125			dB
	Group delay			36.46875 / f _{SOUT}		s
Digital	I/O Characteristics					
V _{IH}	High-level input voltage		$0.7 \times V_{IO}$		V _{IO}	V
V _{IL}	Low-level input voltage		0		$0.3 \times V_{IO}$	V
I _{IH}	High-level input current			0.5	10	μA
IIL	Low-level input current			0.5	10	μA
V _{OH}	High-level output voltage	$I_{O} = -4 \text{ mA}$	$0.8 \times V_{IO}$		V _{IO}	V
V _{OL}	Low-level output voltage	I _O = 4 mA	0		$0.2 \times V_{IO}$	V
CIN	Input capacitance			3		pF




www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

 T_{A} = 25°C, V_{DD} = 3.3 V, and V_{IO} = 3.3 V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Switch	ing Characteristics						
f _{RCKI}	RCKI frequency ^{(2) (3)}			128 × f _{SMIN}		50	MHz
t _{RCKIP}	RCKI pulse duration			20		1/(128 × f _{SMIN})	ns
t _{RCKIH}	RCKI pulse duration, high			0.4 × t _{RCKIP}			ns
t _{RCKIL}	RCKI pulse duration, low			0.4 × t _{RCKIP}			ns
t _{RSTL}	RST pulse duration, low			500			ns
t _{LRIS}	LRCKI to BCKI setup time			10			ns
t _{SIH}	BCKI pulse duration, high			10			ns
t _{SIL}	BCKI pulse duration, low			10			ns
t _{LDIS}	SDIN data setup time			10			ns
t _{LDIH}	SDIN data hold time			10			ns
t _{DOPD}	SDOUT data delay time					10	ns
t _{DOH}	SDOUT data hold time			2			ns
t _{SOH}	BCKO pulse duration, high			10			ns
t _{SOL}	BCKO pulse duration, low			5			ns
t _{LROS}	LRCKO setup time			10			ns
t _{LROH}	LRCKO hold time			10			ns
t _{TDMS}	TDMI data setup time			10			ns
t _{TDMH}	TDMI data hold time			10			ns
Power	Supplies						
V_{DD}	Core supply voltage			3	3.3	3.6	V
V _{IO}	Digital I/O supply voltage			1.65	3.3	3.6	V
I _{DDPD}	V _{DD} supply current, power down		\overline{RST} = 0, No clocks			100	μA
I _{DDD}	V _{DD} supply current, dynamic	V _{DD} = 3.3 V, V _{IO} = 3.3 V	f _{SIN} = f _{SOUT} = 192 kHz		66		mA
I _{IOPD}	V _{IO} supply current, power down	$v_{DD} = 3.3 v, v_{IO} = 3.3 v$	\overline{RST} = 0, No clocks			100	μA
I _{IOD}	V _{IO} supply current, dynamic		$f_{SIN} = f_{SOUT} = 192 \text{ kHz}$		2		mA
P _D	Total power dissipation, power down	V _{DD} = 3.3 V, V _{IO} = 3.3 V	$\overline{RST} = 0$, No clocks			660	μW
P _D	Total power dissipation, dynamic	0 UD - 3.3 v, vIO = 3.3 v	f _{SIN} = f _{SOUT} = 192 kHz		225		mW

 $\begin{array}{ll} (2) & f_{SMIN} = min \; (f_{SIN}, \, f_{SOUT}) \\ (3) & f_{SMAX} = max \; (f_{SIN}, \, f_{SOUT}) \end{array}$



TYPICAL CHARACTERISTICS

Texas

INSTRUMENTS


www.ti.com






Texas

INSTRUMENTS



TEXAS INSTRUMENTS

www.ti.com









Texas

INSTRUMENTS




TEXAS INSTRUMENTS

www.ti.com




10






Texas

INSTRUMENTS



ÈXAS INSTRUMENTS

www.ti.com








Texas

INSTRUMENTS




 T_{A} = 25°C, V_{DD} = 3.3 V, and V_{IO} = 3.3 V (unless otherwise noted) THD+N vs INPUT FREQUENCY WITH 0dBFS LINEARITY with $f_{IN} = 200Hz$ (192kHz:44.1kHz) (44.1kHz:48kHz) -100 0 -10 Total Harmonic Distortion+Noise (dB) -105 -20 -110 Output Amplitude (dBFS) -30 -115 -40 -50 -120 -60 -125 -70 -130 -80 -135 -90 -100 -140 -110 -145 -120 -150 -130 0 5k 10k 15k 20k -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input Frequency (Hz) Input Amplitude (dBFS) LINEARITY with f_{IN} = 200Hz LINEARITY with $f_{IN} = 200Hz$ (48kHz:44.1kHz) (48kHz:96kHz) 0 0 -10 -10 -20 -20 Output Amplitude (dBFS) -30 Output Amplitude (dBFS) -30 -40 -40 -50 -50 -60 -60-70 -70 -80 -80 -90 -90 -100 -100 -110 -110 -120 -120-130 -130 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input Amplitude (dBFS) Input Amplitude (dBFS) LINEARITY with $f_{IN} = 200Hz$ LINEARITY with $f_{IN} = 200Hz$ (96kHz:48kHz) (44.1kHz:192kHz) 0 0 -10 -10 -20 -20 -30 Output Amplitude (dBFS) -30 Output Amplitude (dBFS) -40 -40 -50-50 -60 -60 -70 -70 -80 -80-90 -90 -100 -100 -110 -110-120 -120 -130 -130 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 Input Amplitude (dBFS) Input Amplitude (dBFS)

TYPICAL CHARACTERISTICS (continued)


www.ti.com

Copyright © 2008–2009, Texas Instruments Incorporated











www.ti.com

DETAILED DESCRIPTION

The SRC4190 is an asynchronous sample rate converter (ASRC) designed for professional audio applications. Operation at input and output sampling frequencies up to 212 kHz is supported, with an input/output sampling ratio range of 16:1 to 1:16. Excellent dynamic range and Total Harmonic Distortion + Noise (THD+N) are achieved by employing high performance and linear phase digital filtering. Digital filtering options allow for lower group delay processing.

The audio input and output ports support standard audio data formats, as well as a TDM interface mode. Word lengths of 24, 20, 18, and 16 bits are supported. Both ports may operate in slave mode, deriving their word and bit clocks from external input and output devices. Alternatively, one port may operate in master mode while the other remains in slave mode. In master mode, the LRCK and BCK clocks are derived from the reference clock input, RCKI. The flexible configuration of the input and output ports allows connection to a wide variety of audio data converters, interface devices, digital signal processors, and programmable logic.

A bypass mode is included, which allows audio data to be passed directly from the input port to the output port, bypassing the ASRC function. The bypass option is useful for passing through encoded or compressed audio data, or nonaudio control or status data.

A soft mute function is available providing artifact-free operation while muting the audio output signal. The mute attenuation is typically –128 dB.

Functional Block Diagram

Figure 1 shows a functional block diagram of the SRC4190. Audio data is received at the input port, clocked by either the audio data source in Slave mode or by the SRC4190 in Master mode. The output port data is clocked by either the audio data source in Slave mode, or by the SRC4190 in Master mode. The input data is passed through interpolation filters which up-sample the data, which is then passed on to the re-sampler. The rate estimator compares the input and output sampling frequencies by comparing LRCKI, LRCKO, and a reference clock. The results include an offset for the FIFO pointer and the coefficients needed for re-sampling function.

The output of the re-sampler is then passed on to the decimation filter. The decimation filter performs down-sampling and anti-alias filtering functions.



SBFS034A-SEPTEMBER 2008-REVISED OCTOBER 2009





Figure 1. Functional Block Diagram

Reference Clock

The SRC4190 requires a reference clock for operation. The reference clock is applied at the RCKI input, pin 2. Figure 2 illustrates the reference clock connections and requirements for the SRC4190. The reference clock may operate at $128f_S$, $256f_S$, or $512f_S$, where f_S is the input or output sampling frequency. The maximum external reference clock input frequency is 50 MHz.







www.ti.com

Reset and Power Down Operation

The SRC4190 may be reset using the RST input (pin 13). There is no internal power on reset, so the user should force a reset sequence after power up in order to initialize the device. In order to force a reset, the reference clock input must be active, with an external clock source supplying a valid reference clock signal (see Figure 2). The user must assert RST low for a minimum of 500 ns and then bring RST high again to force a reset. Figure 3 shows the reset timing for the SRC4190.

The SRC4190 also supports a power-down mode. Powerdown mode may be set by holding the RST input low.




Figure 3. Reset Pulse Width Requirement

Audio Port Modes

The SRC4190 supports seven serial port modes, which are shown in Table 1. The audio port mode is selected using the MODE0 (pin 26), MODE1 (pin 27), and MODE2 (pin 28) inputs.

In slave mode, the port LRCK and BCK clocks are configured as inputs, and receive their clocks from an external audio device. In master mode, the LRCK and BCK clocks are configured as outputs, being derived from the reference clock input (RCKI). Only one port can be set to master mode at any given time, as indicated in Table 1.

MODE2	MODE1	MODE0	SERIAL PORT MODE						
0	0	0	Both input and output ports are slave mode						
0	0	1	Output port is master mode with RCKI = 128f _S						
0	1	0	Output port is master mode with $RCKI = 512f_S$						
0	1	1	Output port is master mode with RCKI = 256f _S						
1	0	0	Both input and output ports are slave mode						
1	0	1	Input port is master mode with RCKI = 128f _S						
1	1	0	Input port is master mode with RCKI = 512f _S						
1	1	1	Input port is master mode with RCKI = 256f _S						

Table 1. Setting the Serial Port Modes

Input Port Operation

The audio input port is a three-wire synchronous serial interface that may operate in either slave or master mode. The SDIN input (pin 4) is the serial audio data input. Audio data is input at this pin in one of three standard audio data formats: Philips I²S, left justified, or right justified. The audio data word length may be up to 24 bits for I²S and left justified formats, while the right justified format supports 16-, 18-, 20-, or 24-bit data. The data formats are shown in Figure 4, while critical timing parameters are shown in Figure 5 and listed in the Electrical Characteristics table.

The bit clock is either an input or output at BCKI (pin 5). In slave mode, BCKI is configured as an input pin, and may operate at rates from $32f_S$ to $128f_S$, with a minimum of one clock cycle per data bit. In master mode, BCKI operates at a fixed rate of $64f_S$.

EXAS

INSTRUMENTS




Figure 4. Input Data Formats




Figure 5. Input Port Timing

The left/right word clock, LRCKI (pin 6), may be configured as an input or output pin. In slave mode, LRCKI is an input pin, while in master mode LRCKI is an output pin. In either case, the clock rate is equal to f_S , the input sampling frequency. The LRCKI duty cycle is fixed to 50% for master mode operation.



www.ti.com

Table 2 illustrates data format selection for the input port. The IFMT0 (pin 10), IFMT1 (pin 11), and IFMT2 (pin 12) inputs are utilized to set the input port data format.

IFMT2	IFMT1	IFMT0	INPUT PORT DATA FORMAT
0	0	0	24-bit left justified
0	0	1	24-bit I ² S
0	1	0	Unused
0	1	1	Unused
1	0	0	16-bit right justified
1	0	1	18-bit right justified
1	1	0	20-bit right justified
1	1	1	24-bit right justified

Table 2.	Input	Port	Data	Format	Selection
	mput	1 011	Data	i ormat	OCICCUOT

Output Port Operation

The audio output port is a four-wire synchronous serial interface that may operate in either slave or master mode. The SDOUT output (pin 23) is the serial audio data output. Audio data is output at this pin in one of four data formats: Philips I²S, left justified, right justified, or TDM. The audio data word length may be 16, 18, 20, or 24 bits. For all word lengths, the data is triangular PDF dithered from the internal 28-bit data path. The data formats (with the exception of TDM mode) are shown in Figure 6, while critical timing parameters are shown in Figure 7 and listed in the Electrical Characteristics table. The TDM format and timing are shown in Figure 11 and Figure 12, respectively, while examples of standard TDM configurations are shown in Figure 13 and Figure 14.

The bit clock is either input or output at BCKO (pin 25). In slave mode, BCKO is configured as an input pin, and may operate at rates from $32f_S$ to $128f_S$, with a minimum of one clock cycle for each data bit. The exception is the TDM mode, where the BCKO must operate at N × $64f_S$, where N is equal to the number of SRC4190 devices included on the TDM interface. In master mode, BCKO operates at a fixed rate of $64f_S$ for all data formats except TDM, where BCKO operates at the reference clock (RCKI) frequency. Additional information regarding TDM mode operation is included in the *Application Information* section of this data sheet.

The left/right word clock, LRCKO (pin 24), may be configured as an input or output pin. In slave mode, LRCKO is an input pin, while in master mode it is an output pin. In either case, the clock rate is equal to f_S , the output sampling frequency. The clock duty cycle is fixed to 50% for I²S, left justified, and right justified formats in master mode. The LRCKO pulse width is fixed to 32 BCKO cycles for the TDM format in master mode.

EXAS

INSTRUMENTS

SBFS034A-SEPTEMBER 2008-REVISED OCTOBER 2009




Figure 6. Output Data Formats




Figure 7. Output Port Timing

 Table 3 illustrates data format selection for the output port. The OFMT0 (pin 19), OFMT1 (pin 18), OWL0 (pin 17), and OWL1 (pin 16) inputs are utilized to set the output port data format and word length.

OFMT1	OFMT0	OUTPUT PORT DATA FORMAT
0	0	Left justified
0	1	l ² S
1	0	TDM
1	1	Right justified
OWL1	OWL0	OUTPUT PORT DATA WORD LENGTH
0	0	24 bits
0	1	20 bits
1	0	18 bits
1	1	16 bits

Table 3	Output	Port	Data	Format	Selection
	Output	1 011	σαια	i ormat	OCICCUOII

Bypass Mode

The SRC4190 includes a bypass function, which routes the input port data directly to the output port, bypassing the ASRC function. Bypass mode may be invoked by forcing the BYPAS input (pin 9) high. For normal ASRC operation, the BYPAS pin should be set to 0.

No dithering is applied to the output data in bypass mode; digital attenuation and mute functions are also unavailable in this mode.

Soft Mute Function

The soft mute function of the SRC4190 may be invoked by forcing the MUTE input (pin 14) high. The Soft mute function slowly attenuates the output signal level down to all zeroes plus ± 4 LSB of dither. This provides an artifact-free muting of the audio output port.

Ready Output

The SRC4190 includes an active-low ready output named $\overline{\text{RDY}}$ (pin 15). This is an output from the rate estimator block, which indicates that the input-to-output sampling frequency ratio has been determined. The ready signal can be used as a flag or indicator output. The ready signal can also be connected to the active-high MUTE input (pin 14) to provide an auto-mute function, so that the output port is muted when the rate estimator is in transition.





SBFS034A-SEPTEMBER 2008-REVISED OCTOBER 2009

APPLICATION INFORMATION

This section of the data sheet provides practical applications information for hardware and systems engineers who will be designing the SRC4190 into end equipment.

Recommended Circuit Configuration

The typical connection diagram for the SRC4190 is shown in Figure 8. Recommended values for power-supply bypass capacitors are included. These capacitors should be placed as close to the IC package as possible.




Figure 8. Typical Connection Diagram

Interfacing to Digital Audio Receivers and Transmitters

The SRC4190 input and output ports are designed to interface to a variety of audio devices, including receivers and transmitters commonly used for AES/EBU, S/PDIF, and CP1201 communications.

Texas Instruments manufactures the DIR1703 digital audio interface receiver and DIT4096/4192 digital audio transmitters to address these applications.

Figure 9 illustrates interfacing the DIR1703 to the SRC4190 input port. The DIR1703 operates from a single 3.3-V supply, which requires the V_{IO} supply (pin 7) for the SRC4190 to be set to 3.3 V for interface compatibility.



www.ti.com





Figure 9. Interfacing the SRC4190 to the DIR1703 Digital Audio Interface Receiver

Figure 10 shows the interface between the SRC4190 output port and the DIT4096 or DIT4192 audio serial port. Once again, the V_{IO} supplies for both the SRC4190 and DIT4096/4192 are set to 3.3 V for compatibility.



Assumes V_{IO} = +3.3V for SRC4190 and DIT4096, DIT4192


Figure 10. Interfacing the SRC4190 to the DIT4096/4192 Digital Audio Interface Transmitter


Like the SRC4190 output port, the DIT4096 and DIT4192 audio serial port may be configured as a Master or Slave. In cases where the SRC4190 output port is set to Master mode, it is recommended to use the reference clock source (RCKI) as the master clock source (MCLK) for the DIT4096/4192, to ensure that the transmitter is synchronized to the SRC4190 output port data.

TDM Applications

The SRC4190 supports a TDM output mode, which allows multiple devices to be daisy-chained together to create a serial frame. Each device occupies one sub-frame within a frame, and each sub-frame carries two channels (Left followed by Right). Each sub-frame is 64 bits long, with 32 bits allotted for each channel. The audio data for each channel is left justified within the allotted 32 bits. Figure 11 illustrates the TDM frame format, while Figure 12 shows the TDM input timing parameters, which are listed in the Electrical Characteristics table of this data sheet.







N = Number of Daisy-Chained Devices

EXAS

www.ti.com

INSTRUMENTS

One Sub-Frame contains 64 bits, with 32 bits per channel.

For each channel, the audio data is Left Justified, MSB first format, with the word length determined by the OWL[1:0] pins/bits.

Figure 11. TDM Frame Format




Figure 12. TDM Input Timing

The frame rate is equal to the output sampling frequency, f_S . The BCKO frequency for the TDM interface is N × 64 f_S , where N is the number of devices included in the daisy chain. For Master mode, the output BCKO frequency is fixed to the reference clock (RCKI) input frequency. The number of devices that can be daisy-chained in TDM mode is dependent upon the output sampling frequency and the BCKO frequency, leading to the following numerical relationship:

Number of daisy-chained devices = $(f_{BCKO} / f_S) / 64$

Where:

f_{BCKO} = Output port bit clock (BCKO), 27.136 MHz maximum

f_S = Output port sampling (or LRCKO) frequency, 212 kHz maximum

This relationship holds true for both slave and master modes.

Figure 13 and Figure 14 show typical connection schemes for the TDM mode. Although the TMS320C671x DSP family is shown as the audio processing engine in these figures, other TI digital signal processors with a multi-channel buffered serial port (McBSPTM) may also function with this arrangement. Interfacing to processors from other manufacturers is also possible. See Figure 7 in this data sheet, along with the equivalent serial port timing diagrams shown in the DSP data sheet, to determine compatibility.



SBFS034A-SEPTEMBER 2008-REVISED OCTOBER 2009




Figure 13. TDM Interface Where All Devices are Slaves




Figure 14. TDM Interface Where One Device is Master to Multiple Slaves

Pin Compatibility With the Analog Devices AD1895 and AD1896

The SRC4190 is pin-compatible and function-compatible with the AD1895 and AD1896 when observing the guidelines indicated in the following paragraphs.

Power Supplies. To ensure compatibility, the $V_{DD_{-IO}}$ and $V_{DD_{-CORE}}$ supplies of the AD1895 and AD1896 must be set to 3.3 V, while the V_{IO} and V_{DD} supplies of the SRC4190 must be set to 3.3 V.

Pin 1 connection. For the AD1895, pin 1 is a no connect (NC) pin. For the SRC4190, pin 1 functions as the low group delay selection input and should not be left unconnected. Pin 1 must be connected to either digital ground or the V_{IO} supply, dependent upon the desired group delay.

Crystal Oscillator. The SRC4190 does not have an on-chip crystal oscillator. An external reference clock is required at the RCKI input (pin 2).

Reference Clock Frequency. The reference clock input frequency for the SRC4190 must be no higher than 30 MHz, in order to match the master clock frequency specification of the AD1895 and AD1896. In addition, the SRC4190 does not support the 768f_S reference clock rate.

Master Mode Maximum Sampling Frequency. When the input or output ports are set to Master mode, the maximum sampling frequency must be limited to 96 kHz in order to support the AD1895 and AD1896 specification. This is despite the fact that the SRC4190 supports a maximum sampling frequency of 212 kHz in Master mode. The user should consider building an option into the design to support the higher sampling frequency of the SRC4190.

Matched Phase Mode. Due to the internal architecture of the SRC4190, it does not require or support the matched phase mode of the AD1896. Given multiple SRC4190 devices, if all reference clock (RCKI) inputs are driven from the same clock source, the devices will be phase matched.

26 Submit Documentation Feedback

Copyright © 2008–2009, Texas Instruments Incorporated



11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SRC4190IDBRQ1	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SRC4190Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SRC4190-Q1 :

Catalog: SRC4190



NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE OPTION ADDENDUM

11-Apr-2013

MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated