

Sample &

Buv



CD4051B, CD4052B, CD4053B

SCHS047H - AUGUST 1998 - REVISED APRIL 2015

# CD405xB CMOS Single 8-Channel Analog Multiplexer/Demultiplexer With Logic-Level Conversion

Technical

Documents

## 1 Features

- Wide Range of Digital and Analog Signal Levels
  Digital: 3 V to 20 V
  - Analog: ≤20 V<sub>P-P</sub>
- Low ON Resistance,125  $\Omega$  (Typical) Over 15 V<sub>P-P</sub> Signal Input Range for V<sub>DD</sub> – V<sub>EE</sub> = 18 V
- High OFF Resistance, Channel Leakage of ±100 pA (Typical) at  $V_{DD} V_{EE}$  = 18 V
- Logic-Level Conversion for Digital Addressing Signals of 3 V to 20 V ( $V_{DD} - V_{SS} = 3$  V to 20 V) to Switch Analog Signals to 20 V<sub>P-P</sub> ( $V_{DD} - V_{EE} =$ 20 V) Matched Switch Characteristics,  $r_{ON} = 5 \Omega$ (Typical) for  $V_{DD} - V_{EE} = 15$  V Very Low Quiescent Power Dissipation Under All Digital-Control Input and Supply Conditions, 0.2  $\mu$ W (Typical) at  $V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10$  V
- Binary Address Decoding on Chip
- 5 V, 10 V, and 15 V Parametric Ratings
- 100% Tested for Quiescent Current at 20 V
- Maximum Input Current of 1 μA at 18 V Over Full Package Temperature Range, 100 nA at 18 V and 25°C
- Break-Before-Make Switching Eliminates Channel
  Overlap

## 2 Applications

- Analog and Digital Multiplexing and Demultiplexing
- A/D and D/A Conversion
- Signal Gating
- Factory Automation
- Televisions
- Appliances
- Consumer Audio
- Programmable Logic Circuits
- Sensors

## 3 Description

Tools &

Software

The CD405xB analog multiplexers and demuliplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full  $V_{DD} - V_{SS}$  and  $V_{DD} - V_{EE}$  supply-voltage ranges, independent of the logic state of the control signals.

Support &


Community


Device	Inform	ation <sup>(1)</sup>
--------	--------	----------------------

PART NUMBER PACKAGE BODY SIZE (NO				
	CDIP (16)	19.50 mm × 6.92 mm		
	PDIP (16)	19.30 mm × 6.35 mm		
CD405xB	SOIC (16)	9.90 mm × 3.91 mm		
	SOP (16)	10.30 mm × 5.30 mm		
	TSSOP (16)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Functional Diagrams of CD405xB





# Table of Contents

Feat	tures 1
Арр	lications 1
Des	cription 1
Rev	ision History 2
Pin	Configuration and Functions 3
Spe	cifications5
6.1	Absolute Maximum Ratings 5
6.2	ESD Ratings 5
6.3	Recommended Operating Conditions 5
6.4	Thermal Information 5
6.5	Electrical Characteristics 6
6.6	AC Performance Characteristics
6.7	Typical Characteristics 10
Para	ameter Measurement Information 12
Deta	ailed Description 16
8.1	Overview 16
8.2	Functional Block Diagrams 16
	App Des Rev Pin 6.1 6.2 6.3 6.4 6.5 6.6 6.7 Para 8.1

## 4 Revision History

•

2

## Changes from Revision G (October 2003) to Revision H

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
Added Device Information table 1

8.3	Feature Description	18
8.4	Device Functional Modes	18
Appl	ication and Implementation	19
9.1	Application Information	19
9.2	Typical Application	19
Pow	er Supply Recommendations	20
Layo	out	20
11.1	Layout Guidelines	20
11.2	Layout Example	21
Devi	ice and Documentation Support	22
12.1	Documentation Support	22
12.2	Related Links	22
12.3	Trademarks	22
12.4	Electrostatic Discharge Caution	22
12.5	Glossary	22
Mec	hanical, Packaging, and Orderable	
Infor	mation	22
	8.4 <b>Appl</b> 9.1 9.2 <b>Pow</b> <b>Layo</b> 11.1 11.2 <b>Devi</b> 12.1 12.2 12.3 12.4 12.5 <b>Mec</b>	9.2 Typical Application      Power Supply Recommendations      Layout      11.1 Layout Guidelines      11.2 Layout Example      Device and Documentation Support      12.1 Documentation Support      12.2 Related Links      12.3 Trademarks      12.4 Electrostatic Discharge Caution      12.5 Glossary

Copyright © 1998–2015, Texas Instruments Incorporated

## www.ti.com


**ISTRUMENTS** 

EXAS

### Page



## 5 Pin Configuration and Functions



### Pin Functions CD4051B

PIN		I/O	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1	CH 4 IN/OUT	I/O	Channel 4 in/out		
2	CH 6 IN/OUT	I/O	Channel 6 in/out		
3	COM OUT/IN	I/O	Common out/in		
4	CH 7 IN/OUT	I/O	Channel 7 in/out		
5	CH 5 IN/OUT	I/O	Channel 5 in/out		
6	INH	I	Disables all channels. See Table 1.		
7	V <sub>EE</sub>	—	Negative power input		
8	V <sub>SS</sub>	—	Ground		
9	С	I	Channel select C. See Table 1.		
10	В	I	Channel select B. See Table 1.		
11	А	I	Channel select A. See Table 1.		
12	CH 3 IN/OUT	I/O	Channel 3 in/out		
13	CH 0 IN/OUT	I/O	Channel 0 in/out		
14	CH 1 IN/OUT	I/O	Channel 1 in/out		
15	CH 2 IN/OUT	I/O	Channel 2 in/out		
16	V <sub>DD</sub>		Positive power input		

Copyright © 1998–2015, Texas Instruments Incorporated

## CD4051B, CD4052B, CD4053B

SCHS047H-AUGUST 1998-REVISED APRIL 2015

www.ti.com

NSTRUMENTS

Texas

### Pin Functions CD4052B

	PIN	I/O	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1	Y CH 0 IN/OUT	I/O	Channel Y0 in/out		
2	Y CH 2 IN/OUT	I/O	Channel Y2 in/out		
3	Y COM OUT/IN	I/O	Y common out/in		
4	Y CH 3 IN/OUT	I/O	Channel Y3 in/out		
5	Y CH 1 IN/OUT	I/O	Channel Y1 in/out		
6	INH	I	Disables all channels. See Table 1.		
7	V <sub>EE</sub>	—	Negative power input		
8	V <sub>SS</sub>	_	Ground		
9	В	I	Channel select B. See Table 1.		
10	A	I	Channel select A. See Table 1.		
11	X CH 3 IN/OUT	I/O	Channel X3 in/out		
12	X CH 0 IN/OUT	I/O	Channel X0 in/out		
13	X COM IN/OUT	I/O	X common out/in		
14	X CH 1 IN/OUT	I/O	Channel in/out		
15	X CH 2 IN/OUT	I/O	Channel in/out		
16	V <sub>DD</sub>		Positive power input		

### Pin Functions CD4053B

PIN		1/0	DESCRIPTION		
NO.	NAME	I/O	DESCRIPTION		
1	BY IN/OUT	I/O	B channel Y in/out		
2	BX IN/OUT	I/O	B channel X in/out		
3	CY IN/OUT	I/O	C channel Y in/out		
4	CX OR CY OUT/IN	I/O	C common out/in		
5	CX IN/OUT	I/O	C channel X in/out		
6	INH	I	Disables all channels. See Table 1.		
7	V <sub>EE</sub>	—	Negative power input		
8	V <sub>SS</sub>	—	Ground		
9	С	I	Channel select C. See Table 1.		
10	В	I	Channel select B. See Table 1.		
11	A	I	Channel select A. See Table 1.		
12	AX IN/OUT	I/O	A channel X in/out		
13	AY IN/OUT	I/O	A channel Y in/out		
14	AX OR AY OUT/IN	I/O	A common out/in		
15	BX OR BY OUT/IN	I/O	B common out/in		
16	V <sub>DD</sub>	—	Positive power input		



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
	Supply Voltage	V+ to V-, Voltages Referenced to V <sub>SS</sub> Terminal	-0.5	20	V
	DC Input Voltage		-0.5	V <sub>DD</sub> + 0.5	V
	DC Input Current	Any One Input	-10	10	mA
T <sub>JMAX1</sub>	Maximum junction temperature, ceramic package			175	°C
T <sub>JMAX2</sub>	Maximum junction tem	perature, plastic package		150	°C
T <sub>LMAX</sub>	Maximum lead temper	ature, SOIC - Lead Tips Only, Soldering 10s		265	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT	
CD4051	CD4051B in PDIP, CDIP, SOIC, SOP, TSSOP Packages				
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	+3000		
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	+2000	V		
CD4053	B in PDIP, CDIP, SOP and T	SSOP Packages			
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	+2500		
V <sub>(ESD)</sub> Elec	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	+1500	V	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Temperature Range	-55	125	°C

### 6.4 Thermal Information

		CD405xB				
	THERMAL METRIC <sup>(1)</sup>	E (PDIP)	M (SOIC)	NS (SOP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	67	73	64	108	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### CD4051B, CD4052B, CD4053B

SCHS047H-AUGUST 1998-REVISED APRIL 2015



www.ti.com

### 6.5 Electrical Characteristics

over operating free-air temperature range,  $V_{SUPPLY} = \pm 5 V$ ,  $A_V = +1$ , and  $R_L = 100 \Omega$ , (unless otherwise noted)<sup>(1)</sup>

DADAMETED		TEST	CONDITIO	ONS		MIN TYP	MAX	UNIT
PARAMETER	V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP			
SIGNAL INPUTS (V <sub>IS</sub> ) AND OUTPUTS (V <sub>O</sub>	s)							
					–55°C		5	
					–40°C		5	
				5	25°C	0.04	5	
					85°C		150	
					125°C		150	
					–55°C		10	
					–40°C		10	
				10	25°C	0.04	10	
					85°C		300	
Quiessant Dovice Current L. Max					125°C		300	
Quiescent Device Current, I <sub>DD</sub> Max					–55°C		20	μA
					–40°C		20	
				15	25°C	0.04	20	
					85°C		600	
					125°C		600	
					–55°C		100	
					–40°C		100	
				20	25°C	0.08	100	
					85°C		3000	
					125°C		3000	
					–55°C		800	
					–40°C		850	
		0	0	5	25°C	470	1050	
					85°C		1200	
					125°C		1300	
					–55°C		310	
					-40°C		300	
Drain to Source ON Resistance r <sub>ON</sub> Max ) ≤ V <sub>IS</sub> ≤ V <sub>DD</sub>		0	0	10	25°C	180	400	Ω
- 15 - 10					85°C		520	
					125°C		550	
					–55°C		200	
					–40°C		210	
		0	0	15	25°C	125	240	
					85°C		300	
					125°C		300	
Change in ON Resistance		0	0	5		15		
Between Any Two Channels),		0	0	10	25°C	10		Ω
Δr <sub>ON</sub>		0	0	15		5		

(1) Peak-to-Peak voltage symmetrical about  $(V_{DD} - V_{EE}) / 2$ .



## **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{SUPPLY} = \pm 5 \text{ V}$ ,  $A_V = +1$ , and  $R_L = 100 \Omega$ , (unless otherwise noted)<sup>(1)</sup>

	DADAMETE	<b>-</b>		TEST	CONDITIO	ONS		MIN	TYP	MAX	UNIT
	PARAMETEI	X	V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP				
							–55°C			± 100	
							–40°C				
	Leakage Curre (Max) or ALL (			0	0	18	25°C		± 0.01	100 <sup>(2)</sup>	nA
(Common OU							85°C			1000 <sup>(±</sup> / <sub>2</sub> )	
							125°C				
	Input, C <sub>IS</sub>			-5	-5	-5	25°C		5		pF
		CD4051							30		
Capacitance	Output, C <sub>OS</sub>	CD4052							18		
		CD4053					25°C		9		
	Feed through	n, C <sub>IOS</sub>							0.2		
			V <sub>DD</sub>	R <sub>L</sub> = 200	kΩ,	5			30	60	
Propagation E Output)	opagation Delay Time (Signal Input to		_	C <sub>L</sub> = 50 p	F,	10	25°C		15	30	ns
Calpai				$t_r$ , $t_f = 20$	ns	15			10	20	

(2) Determined by minimum feasible leakage measurement for automatic testing.

### CD4051B, CD4052B, CD4053B

SCHS047H-AUGUST 1998-REVISED APRIL 2015



www.ti.com

## **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{SUPPLY} = \pm 5 \text{ V}$ ,  $A_V = +1$ , and  $R_L = 100 \Omega$ , (unless otherwise noted)<sup>(1)</sup>

	DADAMETED		TEST	CONDITIC	ONS		MIN	TYP	MAX	UNIT
	PARAMETER	V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP				
CONTROL (A	ADDRESS OR INHIBIT), V <sub>C</sub>									
						–55°C		1.5		
						–40°C		1.5		
					5	25°C			1.5	
						85°C		1.5		
						125°C		1.5		
						–55°C		3		
					-	-40°C		3		
Input Low Vol	tage, V <sub>IL</sub> , Max				10	25°C			3	V
					-	85°C		3		
						125°C		3		
						–55°C		4		
						–40°C		4		
					15	25°C			4	
		V <sub>IL</sub> = V <sub>DD</sub> through 1				85°C		4		
		kΩ ;	$V_{EE} = V_{SS}$ $R_L = 1 k\Omega$	to V <sub>SS</sub> ,		125°C		4		
		V <sub>IH</sub> = V <sub>DD</sub> through 1	I <sub>IS</sub> < 2 μA OFF Char	on All		–55°C		3.5		
		kΩ	OFF Char	ineis		–40°C		3.5		
					5	25°C	3.5			
						85°C		4 4 3.5 3.5 3.5 3.5 7 7 7 7 7 7 7 7 7 11		
								3.5		
						–55°C		7		
						-40°C		7		
Input High Vo	Itage, V <sub>IH</sub> , Min				10	25°C	7			V
						85°C		7		
						125°C		7		
						–55°C		11		
						-40°C		11		
					15	25°C	11			
						85°C		11		
						125°C		11		
						–55°C		± 0.1		
						–40°C		± 0.1		
Input Current,	I <sub>IN</sub> (Max)	l v	√ <sub>IN</sub> = 0, 18		18	25°C		± 10 <sup>-5</sup>	± 0.1	μA
						85°C		± 1		
						125°C		± 1		
		$t_r$ , $t_f = 20$	0	0	5			450	720	
Propagation	Address-to-Signal OUT (Channels ON or OFF) (See	ns, C <sub>L</sub> = 50	0	0	10			160	320	
Delay Time	Figure 10, Figure 11, and	pF,	0	0	15			120	240	ns
	Figure 14)	$R_L = 10$ $k\Omega$	-5	0	5			225	450	
		t <sub>r</sub> , t <sub>f</sub> = 20	0	0	5			400	720	
Propagation	Inhibit-to-Signal OUT	ns,	0	0	10			160	320	
Delay Time	(Channel Turning ON) (See Figure 11)	C <sub>L</sub> = 50 pF,	0	0	15			120	240	ns
	<u> </u>	$R_L = 1 k\Omega$	-10	0	5			200	400	



### **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{SUPPLY} = \pm 5 V$ ,  $A_V = +1$ , and  $R_L = 100 \Omega$ , (unless otherwise noted)<sup>(1)</sup>

	PARAMETER		TEST	CONDITIC	ONS		MIN	TYP	MAX	UNIT
	PARAMETER	V <sub>IS</sub> (V)	V <sub>EE</sub> (V)	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	TEMP				
		$t_r$ , $t_f = 20$	0	0	5			200	450	
Propagation	Inhibit-to-Signal OUT	ns, C <sub>I</sub> = 50	0	0	10			90	210	
Delay Time	(Channel Turning OFF) (See Figure 16)	pF,	0	0	15			70	160	ns
		R <sub>L</sub> = 10 kΩ	-10	0	5			130	300	
Input Capacita Inhibit Input)	nce, C <sub>IN</sub> (Any Address or							5	7.5	pF

## 6.6 AC Performance Characteristics

DADAMETER			TEST	CONDITIONS		TVD	
PARAMETER	V <sub>IS</sub> (V)	V <sub>DD</sub> (V)	R <sub>L</sub> (kΩ)			TYP	UNIT
					CD4053	30	
	5 <sup>(1)</sup>	10	1	V <sub>OS</sub> at Common OUT/I	N CD4052	25	-
Cutoff (-3dB) Frequency					CD4051	20	
Channel ON (Sine Wave Input)		$V_{EE}=V_{SS}\;,$					MHz
	20 <i>L</i>	$og \frac{V_{OS}}{V_{IS}} = -3$	dB	V <sub>OS</sub> at Any Channel		60	
	2 <sup>(1)</sup>	5				0.3%	
Total Harmonic	3 <sup>(1)</sup>	10	10			0.2%	
Distortion, THD	5 <sup>(1)</sup>	15				0.12%	-
	$V_{EE} = V_{SS}, f_{IS} =$	1 kHz Sine	Wave				
	5 <sup>(1)</sup>	10	1		CD4053	8	_
–40dB Feedthrough	$V_{EE} = V_{SS}$ ,			V <sub>OS</sub> at Common OUT/IN	CD4052	10	
Frequency		Vos			CD4051	12	MHz
(All Channels OFF)	20 <i>L</i> a	$\log \frac{V_{OS}}{V_{IS}} = -4$	0dB	V <sub>OS</sub> at Any Channel		8	
	5 <sup>(1)</sup>	10	1	Between Any two Chan	nels	3	
				Between Sections,	Measured on Commo	n 6	
–40dB Signal Crosstalk	$V_{EE} = V_{SS},$	Var		CD4052 Only	Measured on Any Channel	10	MHz
Frequency	20 <i>L</i> a	$\log \frac{V_{os}}{V_{va}} = -4$	0dB	Between Any Two	In Pin 2, Out Pin 14	2.5	
		V IS		Sections, CD4053 Only	In Pin 15, Out Pin 14	6	
Address-or-Inhibit-		10	10 <sup>(2)</sup>			65	
to-Signal Crosstalk	$V_{EE} = 0, V_{SS} = 0$ $V_{CC} = V_{DD} - V_{SS}$					65	mV <sub>PEAK</sub>


 $\begin{array}{ll} \mbox{(1)} & \mbox{Peak-to-Peak voltage symmetrical about } (V_{DD} \mbox{-} V_{EE}) \mbox{/} 2. \\ \mbox{(2)} & \mbox{Both ends of channel.} \end{array}$ 

Texas Instruments

### CD4051B, CD4052B, CD4053B SCHS047H – AUGUST 1998–REVISED APRIL 2015

www.ti.com

## 6.7 Typical Characteristics




Copyright © 1998–2015, Texas Instruments Incorporated

Product Folder Links: CD4051B CD4052B CD4053B



## **Typical Characteristics (continued)**





## 7 Parameter Measurement Information





Figure 9. Typical Bias Voltages

### NOTE

The ADDRESS (digital-control inputs) and INHIBIT logic levels are:  $0 = V_{SS}$  and  $1 = V_{DD}$ . The analog signal (through the TG) may swing from  $V_{EE}$  to  $V_{DD}$ .






Figure 10. Waveforms, Channel Being Turned ON ( $R_L = 1 \ k\Omega$ )

Figure 11. Waveforms, Channel Being Turned OFF ( $R_L = 1 k\Omega$ )





Figure 12. OFF Channel Leakage Current - Any Channel OFF










Figure 14. Propagation Delay - Address Input to Signal Output





Figure 15. Propagation Delay - Inhibit Input to Signal Output







SCHS047H-AUGUST 1998-REVISED APRIL 2015






Figure 17. Quiescent Device Current



VDD KEITHLEY **160 DIGITAL** MULTIMETER ΤG 10kΩ 'ÓŇ' **1k**Ω Υ RANGE X-Y V<sub>SS</sub> PLOTTER Х H.P. MOSELEY 7030A

Figure 18. Channel ON Resistance Measurement Circuit



NOTE: Measure inputs sequentially, to both  $V_{DD}$  and  $V_{SS}$  connect all unused inputs to either V<sub>DD</sub> or V<sub>SS</sub>.

CHANNEL

OFF

CHANNEL

ON

RF VM


RF VM

Rı

Figure 19. Input Current

COMMON

 $\wedge$ 





CHANNEL IN X


ON OR OFF



RF VM

5V<sub>P-P</sub>

R∟≶



≩RL

CHANNEL


ON

CHANNEL OFF

Figure 22. Crosstalk Between Duals or Triplets (CD4052B, CD4053B)

5V<sub>P-P</sub>





**Special Considerations:** In applications where separate power sources are used to drive  $V_{DD}$  and the signal inputs, the  $V_{DD}$  current capability should exceed  $V_{DD}/R_L$  ( $R_L$  = effective external load). This provision avoids permanent current flow or clamp action on the  $V_{DD}$  supply when power is applied or removed from the CD4051B, CD4052B or CD4053B.

Figure 23. Typical Time-Division Application of the CD4052B




Figure 24. 24-to-1 MUX Addressing

TEXAS INSTRUMENTS

<u>www.ti.</u>com

## 8 Detailed Description

## 8.1 Overview

The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to 20 V<sub>P-P</sub> can be achieved by digital signal amplitudes of 4.5 V to 20 V (if  $V_{DD} - V_{SS} = 3 V$ , a  $V_{DD} - V_{EE}$  of up to 13 V can be controlled; for  $V_{DD} - V_{EE}$  level differences above 13 V, a  $V_{DD} - V_{SS}$  of at least 4.5 V is required). For example, if  $V_{DD} = +4.5 V$ ,  $V_{SS} = 0 V$ , and  $V_{EE} = -13.5 V$ , analog signals from -13.5 V to +4.5 V can be controlled by digital inputs of 0 V to 5 V. These multiplexer circuits dissipate extremely low quiescent power over the full  $V_{DD} - V_{SS}$  and  $V_{DD} - V_{EE}$  supply-voltage ranges, independent of the logic state of the control signals. When a logic 1 is present at the inhibit input terminal, all channels are off.

The CD4051B device is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CD4052B device is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CD4053B device is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole, double-throw configuration.

When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.

#### **CHANNEL IN/OUT** 6 5 0 (16) V<sub>DD</sub> (4)(2)(5) (12) (15) (14) (13) (1)ΤG ΤG A (11 ΤG COMMON ТG OUT/IN в (10) BINARY (3) TO LOGIC 1 OF 8 LEVEL ΤG DECODER CONVERSION WITH c (9 INHIBIT ΤG тG INH (6) ΤG (8) v<sub>ss</sub> (7) V<sub>EE</sub>


## 8.2 Functional Block Diagrams

All inputs are protected by standard CMOS protection network.






## **Functional Block Diagrams (continued)**



All inputs are protected by standard CMOS protection network.





All inputs are protected by standard CMOS protection network.

### Figure 27. Functional Block Diagram, CD4053B

8.4 Device Functional Modes



### 8.3 Feature Description

The CD405xB line of multiplexers and demultiplexers can accept a wide range of digital and analog signal levels. Digital signals range from 3 V to 20 V, and analog signals are accepted at levels  $\leq$  20 V. They have low ON resistance, typically 125  $\Omega$  over 15 V<sub>P-P</sub> signal input range for V<sub>DD</sub> - V<sub>EE</sub> = 18 V. This allows for very little signal loss through the switch. Matched switch characteristics are typically r<sub>ON</sub> = 5  $\Omega$  for V<sub>DD</sub> - V<sub>EE</sub> = 15 V.

The CD405xB devices also have high OFF resistance, which keeps from wasting power when the switch is in the OFF position, with typical channel leakage of ±100 pA at  $V_{DD} - V_{EE} = 18$  V. Very low quiescent power dissipation under all digital-control input and supply conditions, typically 0.2  $\mu$ W at  $V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10$  V keeps power consumption total very low. All devices have been 100% tested for quiescent current at 20 V with maximum input current of 1  $\mu$ A at 18 V over the full package temperature range, and only 100 nA at 18 V and 25°C.

Logic-level conversion for digital addressing signals of 3 V to 20 V ( $V_{DD} - V_{SS} = 3$  V to 20 V) to switch analog signals to 20  $V_{P-P}$  ( $V_{DD} - V_{EE} = 20$  V). Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.

#### **INPUT STATES ON CHANNEL(S)** INHIBIT С в Α CD4051B 0 0 0 0 0 1 0 0 0 1 0 0 1 0 2 0 1 3 0 1 0 4 0 1 0 1 0 1 0 5 0 0 1 1 6 0 1 1 1 7 Х Х Х 1 None CD4052B 0 0 0 0x, 0y 1 0 0 1x, 1y 0 1 0 2x, 2y 1 0 1 3x, 3y Х Х 1 None CD4053B 0 0 Х Х ax 0 Х Х 1 ay Х 0 Х 0 bx 0 Х 1 Х by Х Х 0 0 сх 0 1 Х Х су 1 Х Х Х None

### Table 1. Truth Table<sup>(1)</sup>

(1) X = Don't Care



## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The CD405xB multiplexers and demuliplexers can be used for a wide variety of applications.

### 9.2 Typical Application

One application of the CD4051B is to use it in conjunction with a microcontroller to poll a keypad. Figure 28 shows the basic schematic for such a polling system. The microcontroller uses the channel select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This is a very robust setup, allowing for multiple simultaneous key-presses with very little power consumption. It also utilizes very few pins on the microcontroller. The down side of polling is that the microcontroller must continually scan the keys for a press and can do little else during this process.




Figure 28. The CD4051B Being Used to Help Read Button Presses on a Keypad.

### 9.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

Copyright © 1998–2015, Texas Instruments Incorporated

TEXAS INSTRUMENTS


www.ti.com

## **Typical Application (continued)**

## 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For switch time specifications, see propagation delay times in *Electrical Characteristics*.
  - Inputs should not be pushed more than 0.5 V above V<sub>DD</sub> or below V<sub>EE</sub>.
  - For input voltage level specifications for control inputs, see V<sub>IH</sub> and V<sub>IL</sub> in *Electrical Characteristics*.
- 2. Recommended Output Conditions
  - Outputs should not be pulled above V<sub>DD</sub> or below V<sub>EE</sub>.
- 3. Input/output current consideration: The CD405xB series of parts do not have internal current drive circuitry and thus cannot sink or source current. Any current will be passed through the device.

### 9.2.3 Application Curve



## **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Electrical Characteristics*.

Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled V<sub>CC</sub>, then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each V<sub>CC</sub> because the V<sub>CC</sub> pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V<sub>CC</sub> and V<sub>DD</sub>, a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.


## 11 Layout

### 11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 30 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.



## 11.2 Layout Example





TEXAS INSTRUMENTS

www.ti.com

## **12** Device and Documentation Support

### **12.1** Documentation Support

### 12.1.1 Related Documentation

Implications of Slow or Floating CMOS Inputs, SCBA004

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CD4051B	Click here	Click here	Click here	Click here	Click here
CD4052B	Click here	Click here	Click here	Click here	Click here
CD4053B	Click here	Click here	Click here	Click here	Click here

### Table 2. Related Links

### 12.3 Trademarks

All trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



15-Apr-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type		Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
7901502EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7901502EA CD4052BF3A	Samples
8101801EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8101801EA CD4053BF3A	Samples
CD4051BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU   CU SN	N / A for Pkg Type	-55 to 125	CD4051BE	Samples
CD4051BEE3	PREVIEW	PDIP	N	16	25	TBD	Call TI	Call TI	-55 to 125	CD4051BE	
CD4051BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4051BE	Samples
CD4051BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4051BF	Samples
CD4051BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4051BF3A	Samples
CD4051BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BM96G3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051B	Samples
CD4051BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051B	Samples
CD4051BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM051B	Samples
CD4051BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM051B	Samples
CD4051BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM051B	Samples



# PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
CD4051BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CM051B	Sample
CD4051BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM051B	Sample
CD4052BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU   CU SN	N / A for Pkg Type	-55 to 125	CD4052BE	Sampl
CD4052BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4052BE	Sampl
CD4052BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4052BF	Sample
CD4052BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7901502EA CD4052BF3A	Sampl
CD4052BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Sampl
CD4052BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samp
CD4052BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samp
CD4052BM96G3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Sampl
CD4052BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samp
CD4052BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samp
CD4052BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Sampl
CD4052BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052B	Sampl
CD4052BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052B	Samp
CD4052BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM052B	Samp
CD4052BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM052B	Samp
CD4052BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CM052B	Samp



# PACKAGE OPTION ADDENDUM

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sam
CD4052BPWRG3	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-55 to 125	CM052B	Sam
CD4052BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM052B	Sam
CD4053BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4053BE	San
CD4053BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4053BE	San
CD4053BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4053BF	Sar
CD4053BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	8101801EA CD4053BF3A	Sar
CD4053BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Sar
CD4053BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CD4053M	Sar
CD4053BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Sar
CD4053BM96G3	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-55 to 125	CD4053M	Sar
CD4053BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Sar
CD4053BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Sar
CD4053BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Sar
CD4053BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053B	Sar
CD4053BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM053B	Sar
CD4053BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM053B	Sar
CD4053BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-55 to 125	CM053B	Sai
CD4053BPWRG3	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-55 to 125	CM053B	Sar



15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
CD4053BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM053B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4051B, CD4051B-MIL, CD4052B, CD4052B-MIL, CD4053B, CD4053B-MIL :



15-Apr-2017

- Catalog: CD4051B, CD4052B, CD4053B
- Automotive: CD4051B-Q1, CD4051B-Q1, CD4053B-Q1, CD4053B-Q1
- Military: CD4051B-MIL, CD4052B-MIL, CD4053B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4051BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4051BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4051BPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4052BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BM96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BM96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4052BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4052BPWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4052BPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1


# PACKAGE MATERIALS INFORMATION



www.ti.com

25-Aug-2016

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4053BM96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4053BM96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4053BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4053BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BPWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4051BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4051BM96	SOIC	D	16	2500	367.0	367.0	38.0
CD4051BM96	SOIC	D	16	2500	364.0	364.0	27.0
CD4051BM96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD4051BM96G4	SOIC	D	16	2500	367.0	367.0	38.0
CD4051BM96G4	SOIC	D	16	2500	333.2	345.9	28.6
CD4051BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4051BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4051BPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4052BM96	SOIC	D	16	2500	333.2	345.9	28.6

# PACKAGE MATERIALS INFORMATION



www.ti.com

25-Aug-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4052BM96	SOIC	D	16	2500	364.0	364.0	27.0
CD4052BM96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD4052BM96G4	SOIC	D	16	2500	333.2	345.9	28.6
CD4052BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4052BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4052BPWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4052BPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4053BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4053BM96	SOIC	D	16	2500	364.0	364.0	27.0
CD4053BM96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD4053BM96G4	SOIC	D	16	2500	333.2	345.9	28.6
CD4053BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4053BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4053BPWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4053BPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated