SLLS009D - OCTOBER 1985 - REVISED MAY 1995


- Meet or Exceed the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11
- Designed to Operate Up to 20 Mbaud
- 3-State TTL-Compatible Outputs
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Two Pairs of Drivers, Independently Enabled
- Designed as Improved Replacements for the MC3487

description


These four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalty. Standby supply current is typically only 26 mA. Typical propagation delay time is less than 10 ns, and enable/disable times are typically less than 16 ns.

High-impedance inputs keep input currents low: less than 1 μ A for a high level and less than 100 μ A for a low level. The driver circuits can be enabled in pairs by separate active-high enable inputs. The SN55ALS194 and SN75ALS194 are capable of data rates in excess of 20 megabits per second and are designed to operate with the SN55ALS195 and SN75ALS195 quadruple line receivers.

SN55ALS194...J OR W PACKAGE SN75ALS194...D OR N PACKAGE (TOP VIEW)



SN55ALS194...FK PACKAGE (TOP VIEW)



NC - No internal connection

The SN55ALS194 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN75ALS194 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver)

INPUTS	OUTPUT	OUTI	JTPUTS		
Α	EN	Υ	Z		
Н	Н	Н	L		
L	Н	L	Н		
Х	L	Z	Z		


H = high level, L = low level, X = irrelevant, Z = high impedance



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for the D, J, N, and W packages.

logic diagram (positive logic)





schematics of inputs and outputs



SLLS009D - OCTOBER 1985 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V _I		5.5 V
Output voltage, VO		7 V
Continuous total dissipation		. See Dissipation Rating Table
Operating free-air temperature range, T _A :	SN55ALS194	– 55°C to 125°C
	SN75ALS194	0°C to 70°C
Storage temperature range, T _{sta}		– 65°C to 150°C
Case temperature for 60 seconds, T _C : FK	package	260°C
Lead temperature 1,6 mm (1/16 inch) from	n case for 10 seconds: D, N, or W p	ackage 260°C
Lead temperature 1,6 mm (1/16 inch) from	n case for 60 seconds: J package	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	N/A
W	1000 mW	8.0 mW/°C	640 mW	200 mW

recommended operating conditions‡

		SN	SN55ALS194			75ALS1	94	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V	
	All inputs, T _A = 25°C	2			2			
High-level input voltage, V _{IH}	A inputs, T _A = Full range	2			2			V
	EN inputs, T _A = Full range	2.1			2			
Low-level input voltage, V _{IL}	-			0.8			0.8	V
High-level output current, IOH				- 20			- 20	mA
Low lovel cutout current I	T _A = 25°C			48			48	A
Low-level output current, IOL	T _A = Full range		20				48	mA
Operating free-air temperature, TA	•	- 55		125	0		70	°C

[‡] Full range is $T_A = -55$ °C to 125°C for SN55ALS194 and $T_A = 0$ °C to 70°C for SN75ALS194.



SN55ALS194, SN75ALS194 QUADRUPLE DIFFERENTIAL LINE DRIVERS

SLLS009D - OCTOBER 1985 - REVISED MAY 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS [†]	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	V _{CC} = MIN,	$I_{I} = -18 \text{ mA}$			- 1.5	V
\/a++	High-level output voltage	V _{CC} = MIN,	SN55ALS194	2.4			V
VOH	nigii-level output voltage	$I_{OH} = -20 \text{ mA}$	SN75ALS194	2.5			ľ
VOL	Low-level output voltage	$V_{CC} = MIN,$	$I_{OL} = MAX$			0.5	V
VO	Output voltage	IO = 0		0		6	V
VOD1	Differential output voltage	IO = 0		1.5		6	V
IVOD2	Differential output voltage			1/2 V _{OD1} or 2§			V
Δ V _{OD}	Change in magnitude of differential output voltage¶	R_L = 100 Ω, See Figure 1				± 0.4	V
Voc	Common-mode output voltage					± 3	V
∆IVocI	Change in magnitude of common-mode output voltage¶					± 0.4	V
la .	Output current with power off	V0	V _O = 6 V			100	μА
Ю	Output current with power on	VCC = 0	$V_0 = -0.25 \text{ V}$			- 100	μΑ
		VCC = MAX,	V _O = 2.7 V			100	
loz	High-impedance-state output current	Output enables at 0.8 V	V _O = 0.5 V			- 100	μΑ
lį	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5 V			100	μΑ
lн	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			50	μΑ
I _{IL}	Low-level input current	$V_{CC} = MAX,$	V _I = 0.5 V			- 200	μА
los	Short-circuit output current#	$V_{CC} = MAX$,	V _I = 2 V	- 40		- 140	mA
ICC	Supply current (all drivers)	$V_{CC} = MAX$,	All outputs disabled		26	45	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST	SN	55ALS1	94	SN	75ALS19	94	UNIT
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	0 45 5		6	13		6	13	ns
tPHL	Propagation delay time, high- to low-level output	C _L = 15 pF, See Figure 2		9	14		9	14	ns
	Output-to-output skew	Occ Figure 2		3.5	6		3.5	6	ns
t _t (OD)	Differential output transition time	C _L = 15 pF, See Figure 3		8	14		8	14	ns
^t PZH	Output enable time to high level			9	12		9	12	ns
tpzL	Output enable time to low level	$C_L = 15 pF$,		12	20		12	20	ns
tPHZ	Output disable time from high level	See Figure 4		9	15		9	14	ns
t _{PLZ}	Output disable time from low level			12	15		12	15	ns



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $TA = 25^{\circ}\text{C}$.

[§] The minimum $V_{\mbox{OD2}}$ with a 100- Ω load is either 1/2 $V_{\mbox{OD1}}$ or 2 V, whichever is greater.

[¶] Δ | V_{OD} | and Δ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

[#] Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

SLLS009D - OCTOBER 1985 - REVISED MAY 1995

SYMBOL EQ	UIVALENTS
ADAMETED	FIA

DATA SHEET PARAMETER	EIA/TIA-422-B
Vo	V_{oa} , V_{ob}
∣V _{OD1} ∣	Vo
∣V _{OD2} ∣	$V_t (R_L = 100 \Omega)$
Δ V _{OD}	$ V_t - \overline{V}_t $
Voc	V _{os}
Δ V _{OC}	$ V_{OS} - \overline{V}_{OS} $
los	$ I_{Sa} , I_{Sb} $
IO	Ι _{χα} , Ι _{χb}






Figure 1. Driver V_{OD} and V_{OC}

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 5$ ns, $t_f \le 5$ ns, $PRR \le 1$ MHz, duty cycle $\le 50\%$, $Z_0 \approx 50 \Omega$.
 - B. C_I includes probe and stray capacitance.
 - C. All diodes are 1N916 or 1N3064.

Figure 2. Test Circuit and Voltage Waveform




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 5$ ns, $t_f \le 5$ ns, $PRR \le 1$ MHz, duty cycle $\le 50\%$, $Z_0 \approx 50 \ \Omega$.
 - B. C_L includes probe and stray capacitance.

Figure 3. Differential-Output Test Circuit and Voltage Waveform



PARAMETER MEASUREMENT INFORMATION



Output Output 3 V Enable Enable 1.5 V 1.5 V Input Input 0 V 0 V tPHZ **tPZL** Vон Output Output S1 Closed S1 Closed 0.5 V S2 Closed S2 Open v_{OL} \approx 1.5 V tPLZ tPZH -۷он ≈ 1.5 V Output Output 0.5 V S1 Open 1.5 V S1 Closed 1.5 V S2 Closed S2 Closed v_{OL}

VOLTAGE WAVEFORMS


NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_{\Gamma} \le 5$ ns, $t_{\tilde{f}} \le 5$ ns, PRR ≤ 1 MHz, duty cycle $\le 50\%$, $Z_{\tilde{O}} \approx 50~\Omega$.

- B. C_I includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

Figure 4. Driver Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS†



† Data for temperatures below 0°C and above 70°C are applicable to the SN55ALS194 circuits only.


NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to GND during the testing of the Z outputs.




TYPICAL CHARACTERISTICS[†]

V_O-Z Output Voltage - V

Z OUTPUT VOLTAGE ENABLE G INPUT VOLTAGE



Z OUTPUT VOLTAGE ENABLE G INPUT VOLTAGE



HIGH-LEVEL OUTPUT VOLTAGE




Figure 11

HIGH-LEVEL OUTPUT VOLTAGE **HIGH-LEVEL OUTPUT CURRENT**




Figure 12

† Data for temperatures below 0°C and above 70°C are applicable to the SN55ALS194 circuits only.


NOTES: A. The A input is connected to VCC during the testing of the Y outputs and to GND during the testing of the Z outputs.

B. The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.




V_O- Z Output Voltage - V

TYPICAL CHARACTERISTICS†



NOTE A: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.



[†] Data for temperatures below 0°C and above 70°C are applicable to the SN55ALS194 circuits only.



TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs FREQUENCY




Figure 17





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75ALS194D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS194	Samples
SN75ALS194DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS194	Samples
SN75ALS194DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS194	Samples
SN75ALS194N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS194N	Samples
SN75ALS194NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS194N	Samples
SN75ALS194NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS194	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS194DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN75ALS194NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS194DR	SOIC	D	16	2500	333.2	345.9	28.6
SN75ALS194NSR	SO	NS	16	2000	367.0	367.0	38.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.