
- Fully Programmable With Synchronous Counting and Loading
- SN74ALS867A and 'AS867 Have Asynchronous Clear; SN74ALS869 and 'AS869 Have Synchronous Clear
- Fully Independent Clock Circuit Simplifies Use
- Ripple-Carry Output for n-Bit Cascading
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

description


These synchronous, presettable, 8-bit up/down counters feature internal-carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the eight flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; they may be preset to any number between 0 and 255. The load-input circuitry allows parallel loading of the cascaded counters. Because loading is synchronous, selecting the load mode disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54AS867, SN54AS869 . . . JT PACKAGE SN74ALS867A, SN74ALS869, SN74AS867, SN74AS869 . . . DW OR NT PACKAGE (TOP VIEW)



SN54AS867, SN54AS869 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Two count-enable (\overline{ENP} and \overline{ENT}) inputs and a ripple-carry (\overline{RCO}) output are instrumental in accomplishing this function. Both \overline{ENP} and \overline{ENT} must be low to count. The direction of the count is determined by the levels of the select (S0, S1) inputs as shown in the function table. \overline{ENT} is fed forward to enable \overline{RCO} . \overline{RCO} thus enabled produces a low-level pulse while the count is zero (all outputs low) counting down or 255 counting up (all outputs high). This low-level overflow-carry pulse can be used to enable successive cascaded stages. Transitions at \overline{ENP} and \overline{ENT} are allowed regardless of the level of CLK. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. With the exception of the asynchronous clear on the SN74ALS867A and 'AS867, changes at S0 and S1 that modify the operating mode have no effect on the Q outputs until clocking occurs. For the 'AS867 and 'AS869, any time $\overline{\text{ENP}}$ and/or $\overline{\text{ENT}}$ is taken high, $\overline{\text{RCO}}$ either goes or remains high. For the SN74ALS867A and SN74ALS869, any time $\overline{\text{ENT}}$ is taken high, $\overline{\text{RCO}}$ either goes or remains high. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.



SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995


description (continued)


The SN54AS867 and SN54AS869 are characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS867A, SN74ALS869, SN74AS867, and SN74AS869 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

S1	S0	FUNCTION
L	L	Clear
L	Н	Count down
Н	L	Load
Н	Н	Count up


logic symbols†





[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic symbols (continued)†



9

10



 Q_{F}

 $\mathtt{Q}_{\textbf{G}}$

 Q_H


16

15

[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)

SN74ALS867A, SN74ALS869



Pin numbers shown are for the DW, JT, and NT packages.



logic diagram (positive logic)

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

'AS867, 'AS869 'AS867 Only (asynchronous clear) ENT 11 13 RCO ENP 23 CLK 14 22 Q_A A -3 20 QC 19 Q_D D 17 Q_F 16 Q_G H ___________


Pin numbers shown are for the DW, JT, and NT packages.



typical clear, preset, count, and inhibit sequences

The following sequence is illustrated below:

- 1. Clear outputs to zero (SN74ALS867A and 'AS867 are asynchronous; SN74ALS869 and 'AS869 are synchronous.)
- 2. Preset to binary 252
- 3. Count up to 253, 254, 255, 0, 1, and 2
- 4. Count down to 1, 0, 255, 254, 253, and 252
- 5. Inhibit



† ENT and ENP both must be low for counting to occur.



SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

recommended operating conditions

			SN74ALS867A		7A	UNIT
			MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	V
٧ _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage				0.8	V
loh	High-level output current				-0.4	mA
loL	Low-level output current				8	mA
fclock	Clock frequency		0		35	MHz
tw(clock)	Pulse duration, CLK high or low		14			ns
tw(clear)	Pulse duration of clear pulse, S0 and S1 low		10			ns
		Data inputs A-H	10			
		ENP or ENT	15			
t _{su}	Setup time before CLK↑	S0 low and S1 high (load)	12			ns
		S0 high and S1 low (count down)	12			
		S0 and S1 high (count up)	12			
+.	Hald Core of the COLVA	S0 high after S1↑ or S1 high after S0↑	3			ns
^t h	Hold time after CLK↑ Data inputs A-H		0			113
TA	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	SN74	ALS867	Α	UNIT
PARAMETER	TEST CON	IDITIONS	MIN 7	гүр‡	MAX	UNIT
V _{IK}	$V_{CC} = 4.5 V,$	$I_{I} = -18 \text{ mA}$			-1.2	V
VOH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V
Va	V-5-45V	I _{OL} = 4 mA		0.25	0.4	V
V _{OL}	V _{CC} = 4.5 V	$I_{OL} = 8 \text{ mA}$		0.35	0.5	V
lį	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	mA
lН	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20	μΑ
I _{IL}	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.2	mA
ΙΟ§	$V_{CC} = 5.5 V,$	V _O = 2.25 V	-30		-112	mA
ICC	V _{CC} = 5.5 V	·		28	45	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 C _L = 50 pF R _L = 500 Ω T _A = MIN t SN74AI	; <u>),</u> o MAX†	UNIT
fmax			35		MHz
^t PLH	CLK	200	4	14	
t _{PHL}	CLK	RCO	4	14	ns
t _{PLH}	CLK	Any Q	3	16	ns
t _{PHL}	CLK	Ally Q	3	16	115
^t PLH	ENT	RCO	3	14	ns
^t PHL	ENI	RCO	2	9	115
^t PHL	S0 or S1 (clear mode)	Any Q	8	26	ns
t _{PLH}	^t PLH S0 or S1		4	16	ne
t _{PHL}	(count up/down)	RCO	4	16	ns
t _{PLH}	S0 or S1 (clear mode)	RCO	4	16	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

recommended operating conditions

			SN	74ALS8	69	UNIT
			MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	V
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage				8.0	V
loh	High-level output current				-0.4	mA
loL	Low-level output current				8	mA
fclock	Clock frequency		0		35	MHz
tw(clock)	Pulse duration, CLK high or low		14			ns
		Data inputs A-H	10			
		ENP or ENT	15			
	Oat on the above OLKA	S0 and S1 low (clear)	13			20
t _{su}	Setup time before CLK↑	S0 low and S1 high (load)	13			ns
		S0 high and S1 low (count down)	13			
		S0 and S1 high (count up)	13			
4.	Hald the angle of the control of the	S0 high after S1↑ or S1 high after S0↑	3			ns
^t h	Hold time after CLK↑ Data inputs A−H		0			113
T _A	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO.	IDITIONS	SN74ALS8	69	LINUT
PARAMETER	TEST CON	IDITIONS	MIN TYP‡	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = -18 mA		-1.2	V
Voн	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2		V
Vo	V00 - 45 V	$I_{OL} = 4 \text{ mA}$	0.25	0.4	V
VOL	V _{CC} = 4.5 V	$I_{OL} = 8 \text{ mA}$	0.35	0.5	ľ
l _l	$V_{CC} = 5.5 V,$	V _I = 7 V		0.1	mA
lН	$V_{CC} = 5.5 V,$	V _I = 2.7 V		20	μΑ
Ι _{ΙL}	$V_{CC} = 5.5 V,$	V _I = 0.4 V		-0.2	mA
ΙΟ [§]	$V_{CC} = 5.5 V,$	V _O = 2.25 V	-30	-112	mA
Icc	V _{CC} = 5.5 V	_	28	45	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX [†] SN74ALS869 MIN MAX		UNIT
f _{max}			35		MHz
t _{PLH}	CLK	RCO	4	14	ns
^t PHL	GER	RCO	4	14	115
^t PLH	CLK	Any Q	3	16	ns
^t PHL	CLIX	Ally Q	3	16	113
t _{PLH}	ENT	RCO	3	14	ns
^t PHL	ENI	RCO	2	9	115
^t PLH	S1	1000	4	15	
t _{PHL}	(count up/down)	RCO	4	15	ns
t _{PLH}	S0	RCO	4	16	ne
^t PHL	(clear/load)	NCO	4	12	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Operating free-air temperature range, T _A : SN54AS867	
SN74AS867	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SI	N54AS86	7	SN	174AS86	7	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
ЮН	High-level output current				-2			-2	mA
loL	Low-level output current				20			20	mA
fclock*	Clock frequency		0		40	0		50	MHz
tw(clock)*	Pulse duration, CLK high or I	ow	12.5			10			ns
tw(clear)*	Pulse duration of clear pulse	S0 and S1 low	12.5			10			ns
		Data inputs A-H	5			4			
		ENP or ENT	9			8			
	0 / / 01/4	S0 low and S1 high (load)	11			10			
t _{su} *	Setup time before CLK↑	S0 and S1 low (clear)	11			10			ns
		S0 high and S1 low (count down)	42			40			
		S0 and S1 high (count up)	42			40			
t _h *	Hold time after CLK↑	Data inputs A-H	0			0			ns
tskew*	Skew time between S0 and S (maximum to avoid inadverte				8			7	ns
T _A	Operating free-air temperatur	re	-55		125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST C	TEST CONDITIONS		N54AS86	57	SN	174AS86	7	UNIT
P P	ARAWEIER	IEST CO	DINDITIONS	MIN	TYP	MAX	MIN	TYP [†]	MAX	UNII
٧ıK		$V_{CC} = 4.5 V,$	I _I = -18 mA			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	I _{OH} = -2 mA	V _{CC} -2	2		V _{CC} -2			V
VOL	RCO	V _{CC} = 4.5 V	$I_{OL} = 20 \text{ mA},$ $V_{IL} \text{ on } \overline{ENT} = 0.7 \text{ V}$		0.34	0.5				٧
	Other outputs		I _{OL} = 20 mA				0.34 0.5		0.5	
II		V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
1	ENT	V _{CC} = 5.5 V,	V _I = 2.7 V			40			40	
IН	Other inputs	vCC = 5.5 v,	V = 2.7 V			20			20	μΑ
1	ENT	V 55V	V- 0.4.V			-4			-4	A
¹IL	Other inputs	V _{CC} = 5.5 V,	V _I = 0.4 V		-2		2 –2		-2	mA
I _O ‡	-	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
ICC		V _{CC} = 5.5 V			134	195		134	195	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L	= 50 pF = 500 C	V to 5.5 ; 2, o MAX§	V,	UNIT
	, ,	, ,	SN54A	\S867	SN74A	S867	
			MIN	MAX	MIN	MAX	
f _{max} *			40		50		MHz
^t PLH	CLK		5	31	5	22	ns
^t PHL	OLK	RCO	6	19	6	16	115
^t PLH	CLK	Any Q	3	12	3	11	ns
^t PHL	OLK	Ally Q	4	16	4	15	115
^t PLH	ENT	RCO	3	19	3	10	ns
^t PHL	ENI	RCO	5	21	5	17	115
t _{PLH}	ENP	RCO	5	16	5	14	ns
^t PHL	ENP	KCU	5	21	5	17	115
^t PHL	Clear (S0 or S1 low)	Any Q	7	23	7	21	ns

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS115C - DECEMBER 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}		 7 V
Input voltage, V _I		 7 V
Operating free-air temperature range, T _A :	SN54AS869	 -55°C to 125°C
	SN74AS869	 0°C to 70°C
Storage temperature range		 -65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54AS869			SN74AS869			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V	
V _{IL}	Low-level input voltage				0.7			8.0	V
lOH	High-level output current			-2			-2	mA	
lOL	Low-level output current			20			20	mA	
fclock*	Clock frequency			40			45	MHz	
tw(clock)*	Pulse duration, CLK high or I	12.5			11			ns	
		Data inputs A-H	6			5			
		ENP or ENT	10			9			
	0 / / 01/4	S0 low and S1 high (load)	13			11			
t _{su} *	Setup time before CLK↑	S0 and S1 low (clear)	13			11			ns
		S0 high and S1 low (count down)	52			50			
		S0 and S1 high (count up)	52			50			
t _h *	Hold time after CLK↑	Data inputs A-H	0			0			ns
TA	Operating free-air temperatur	re	-55		125	0		70	°C

^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54AS869			SN74AS869		
					TYP [†]	MAX	MIN	TYP	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$				V _{CC} -2			V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2*					V
V _{OL}	RCO	V _{CC} = 4.5 V	I _{OL} = 20 mA, V _{IL} on ENT = 0.7 V		0.34					V
	Other outputs		I _{OL} = 20 mA					0.34	0.5	
I _I		$V_{CC} = 5.5 V,$	V _I = 7 V			0.1			0.1	mA
1	ENT	V00 - 5 5 V	\/. 0.7.\/			40			40	
lіН	Other inputs	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
1	ENT	V 55V	V _I = 0.4 V			-4			-4	mA
¹ı∟	Other inputs	V _{CC} = 5.5 V,	V = 0.4 V			-2			-2	IIIA
IO [‡]		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA
Icc		V _{CC} = 5.5 V			134	195		134	195	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C C _L R _L T _A	UNIT			
	, ,	, ,	SN54A	\S869	SN74AS869		
			MIN	MAX	MIN	MAX	
f _{max} *			40		45		MHz
^t PLH	CLK	RCO	6	35	6	35	ns
^t PHL	OLK	RCO	6	20	6	18	
^t PLH	CLK	Any Q	3	12	3	11	ns
t _{PHL}	OLK	Ally Q	4	16	4	15	115
^t PLH	FNIT		3	25	3	15	ns
^t PHL	ENT	RCO	6	21	6	17	115
tPLH	ENP	RCO	5	27	5	19	ns
t _{PHL}	EINP	RCO	6	21	6	18	115


^{*} On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



[‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms







17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8952601LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8952601LA SNJ54AS869JT	Samples
5962-8966801LA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8966801LA SNJ54AS867JT	Samples
SN54AS867JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54AS867JT	Samples
SN54AS869JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54AS869JT	Samples
SN74ALS867ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS867A	Samples
SN74ALS869DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS869	Samples
SN74ALS869DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS869	Samples
SN74AS867DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS867	Samples
SN74AS867DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS867	Samples
SN74AS869DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AS869	Samples
SNJ54AS867JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8966801LA SNJ54AS867JT	Samples
SNJ54AS869JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8952601LA SNJ54AS869JT	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM



17-Mar-2017

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AS867, SN54AS869, SN74AS867, SN74AS869:

Catalog: SN74AS867, SN74AS869

Military: SN54AS867, SN54AS869


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.