
SN74ALS638A, SN74ALS639A, SN74AS638A, SN74AS639 OCTAL BUS TRANSCEIVERS

SDAS123A - DECEMBER 1983 - REVISED JANUARY 1995

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Choice of True or Inverting Logic
- A-Bus Outputs Are Open Collector;
 B-Bus Outputs Are 3 State
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

DEVICE	A OUTPUT	B OUTPUT	LOGIC
SN74ALS638A, SN74AS638A	Open collector	3 state	Inverting
SN74ALS639A, SN74AS639	Open collector	3 state	True



description

These octal bus transceivers are designed for asynchronous two-way communication between open-collector and 3-state buses. The devices transmit data from the A bus (open-collector) to the B bus (3 state) or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are isolated.

The -1 version of SN74ALS638A is identical to the standard version, except that the recommended maximum I_{OL} is increased to 48 mA.

The SN74ALS638A, SN74ALS639A, SN74AS638A, and SN74AS639 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	INP	UTS	OPERATION				
	ŌĒ DIR		SN74ALS638A SN74AS638A	SN74ALS639A SN74AS639			
Ī	L	L	B data to A bus	B data to A bus			
	L	Н	A data to B bus	A data to B bus			
	Н	Χ	Isolation	Isolation			

logic symbols†


SN74ALS638A, SN74AS638A SN74ALS639A, SN74AS639 19 OE OE G3 G3 DIR 3 EN1 [BA] DIR 3 EN1 [BA] 3 EN2 [AB] 3 EN2 [AB] 18 18 **∆1 B**1 **∆1** ◁ **B**1 \triangleleft 2▽ 17 17 3 B2 B2 16 4 16 В3 **A3 B3** 5 15 5 15 **B4** B4 6 14 6 14 Α5 **B5 A5 B5** 7 13 13 **A6 B6 A6 B6** 8 12 8 12 **B7 B7** Α7 9 11 9 11 **B8 B8 8**A **A8**

To Seven Other Transceivers

logic diagrams (positive logic)

SN74ALS638A, SN74AS638A OE 18

SN74ALS639A, SN74AS639



To Seven Other Transceivers

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	
Input voltage, V _I : All inputs	7 V
A-bus I/O ports	7 V
B-bus I/O ports	
Operating free-air temperature range, T _A : SN74ALS638A, SN74ALS639A	0°C to 70°C
Storage temperature range	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SDAS123A - DECEMBER 1983 - REVISED JANUARY 1995

recommended operating conditions

						UNIT
			MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage	2			V	
VIL	V _{IL} Low-level input voltage					V
Vон	High-level output voltage	A ports			5.5	V
IOH	High-level output current	B ports			-15	mA
la.	Low lovel output ourrent	A or B ports			24	mA
IOL	Low-level output current			48†	IIIA	
TA	Operating free-air temperature	0		70	°C	

[†] Applies only to the SN74ALS638A-1 version and only if V_{CC} is between 4.75 V and 5.25 V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDIT	SN7 SN7	-	UNIT		
٧ıK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.5	V
loh	A ports	$V_{CC} = 4.5 V,$	V _{OH} = 5.5 V			0.1	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		
V_{OH}	B ports	V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V
		VCC = 4.5 V	$I_{OH} = -15 \text{ mA}$	2			
			I _{OL} = 12 mA		0.25	0.4	
VOL	A or B ports	$V_{CC} = 4.5 V$	I _{OL} = 24 mA		0.35	0.5	V
			I _{OL} = 48 mA [†]		0.35	0.5	
1.	Control inputs	V 55V	V _I = 7 V			0.1	A
Ц	A or B ports	$V_{CC} = 5.5 V$	V _I = 5.5 V			0.1	mA
	Control inputs	V 55V	V 0.7.V			20	^
lН	A or B ports§	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20	μΑ
1	Control inputs	V 55V	VI. 0.4VI			-0.1	A
ΙΙL	A or B ports§	$V_{CC} = 5.5 V,$	V _I = 0.4 V			-0.1	mA
IO¶	B ports	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
			Outputs high		18	30	
	SN74ALS638A	$V_{CC} = 5.5 V$	Outputs low		26	41	
ICC			Outputs disabled		16	30	^
			Outputs high		25	40	mA
	SN74ALS639A	$V_{CC} = 5.5 V$	Outputs low		30	50	
			Outputs disabled		33	54	

 $^{^\}dagger$ Applies only to the SN74ALS638A-1 version and only if V_{CC} is between 4.75 V and 5.25 V



 $[\]ddagger$ All typical values are at VCC = 5 V, TA = 25°C. \$ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN74ALS638A, SN74ALS639A, SN74AS638A, SN74AS639 OCTAL BUS TRANSCEIVERS

SDAS123A - DECEMBER 1983 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)					uts),	UNIT
			SN74AL	S638A	SN74AL	S639A	
			MIN	MAX	MIN	MAX	
t _{PLH}	А	_	2	12	2	12	ns
^t PHL	٨	В	2	12	2	12	115
^t PLH	В	Δ.	8	25	10	30	ns
^t PHL	Ь	А	8	30	5	22	110
^t PLH			5	25	10	30	no
^t PHL	ŌĒ	А	10	45	10	35	ns
^t PZH			5	20	6	21	
tPZL	ŌĒ	В	5	22	8	25	ns
^t PHZ	ŌĒ	В	2	10	2	10	nc
^t PLZ	OE .	D	3	15	3	16	ns

T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I : All inputs	7 V
A-bus I/O ports	
B-bus I/O ports	
Operating free-air temperature range, T _A : SN74AS638A, SN74AS639	0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				SN74AS638A SN74AS639			
			MIN	NOM	MAX		
Vcc	Supply voltage	4.5	5	5.5	V		
VIH	V _{IH} High-level input voltage					V	
V _{IL}	V _{IL} Low-level input voltage				0.8	V	
Vон	High-level output voltage	A ports			5.5	V	
ІОН	High-level output current	B ports			-15	mA	
l _{OL}	Low-level output current	A or B ports			64	mA	
TA	Operating free-air temperature	0		70	°C		

SDAS123A - DECEMBER 1983 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDIT	TEST CONDITIONS				UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2	V
loh	A ports	V _{CC} = 4.5 V,	V _{OH} = 5.5 V			0.1	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	!		
VOH	B ports	V-5-45V	IOH = -3 mA	2.4	3.2		V
		$V_{CC} = 4.5 V$	$I_{OH} = -15 \text{ mA}$	2.4			
VOL	A or B ports	V _{CC} = 4.5 V,	I _{OL} = 64 mA		0.35	0.55	V
	Control inputs	V 55V	V _I = 7 V			0.1	Λ
'	A or B ports	$V_{CC} = 5.5 V$	V _I = 5.5 V			0.1	mA
	Control inputs	V 55V				20	^
ΙΗ	A or B ports‡	$V_{CC} = 5.5 V$,	V _I = 2.7 V			70	μΑ
	Control inputs	V 55V	V 0.4V			-0.5	Δ
¹IL	A or B ports‡	$V_{CC} = 5.5 V$,	V _I = 0.4 V			-0.75	mA
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-50		-150	mA
			Outputs high		24	54	
	SN74AS638A	V _{CC} = 5.5 V	Outputs low		75	122	
١.			Outputs disabled		37	61	^
Icc			Outputs high		56	92	mA
	SN74AS639	V _{CC} = 5.5 V	Outputs low		95	154	
			Outputs disabled		62	100	

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	$\begin{tabular}{lll} V_{CC} = 4.5 & V & to 5.5 & V, \\ C_L = 50 & pF, \\ R_L = 500 & \Omega & (A & outputs), \\ R1 = R2 = 500 & \Omega & (B & outputs), \\ T_A = MIN & to & MAX & \\ \hline \end{tabular}$						
			SN74A	S638A	SN74A	S639		
			MIN	MAX	MIN	MAX		
t _{PLH}	А	В	2	7	2	9.5	ns	
^t PHL	A	Б	2	6.5	2	9	115	
^t PLH	В		5	20	5	22	ns	
^t PHL	В	A	2	7	2	9	115	
t _{PLH}	ŌĒ		5	19	5	21.5	20	
^t PHL	OE	А	2	9	2	11.5	ns	
^t PZH			2	8	2	10.5		
t _{PZL}	ŌĒ	В	2	10	2	10.5	ns	
[†] PHZ	ŌĒ	В	2	7	2	7	ne	
^t PLZ	OE	В	2	10	2	10.5	ns	


[¶] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGE OPTION ADDENDUM

17-Mar-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ALS638AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS638AN	Samples
SN74ALS639ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS639A	Samples
SN74ALS639AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS639AN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

17-Mar-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.